InAs nanowire metal-oxide-semiconductor capacitors
We present a capacitance-voltage study for arrays of vertical InAs nanowires. Metal-oxide-semiconductor ͑MOS͒ capacitors are obtained by insulating the nanowires with a conformal 10 nm HfO 2 layer and using a top Cr/ Au metallization as one of the capacitor's electrodes. The described fabrication and characterization technique enables a systematic investigation of the carrier density in the nanowires as well as of the quality of the MOS interface. © 2008 American Institute of Physics. ͓DOI: 10.1063/1.2949080͔
The development of wrap-gate nanowire ͑NW͒ field effect transistors ͑FETs͒ is opening promising perspectives for future high-performance electronic devices.
1,2 NWs allow the integration of semiconductor materials with reduced lattice-matching constraints 3, 4 and offer the intriguing possibility of growing III-V structures on Si substrates, thus introducing high-mobility and optically active elements on a Si platform. 5 However, many of the key parameters of the NWs such as doping level and carrier distribution are still difficult to determine in a direct and conclusive way. For conventional FETs it is possible to take advantage of capacitancevoltage ͑CV͒ characterizations to determine, in a precise way, carrier concentration and interface properties of planar metal-oxide-semiconductor ͑MOS͒ stacks. Similar measurements have been largely unavailable for semiconductor NWs because of the extremely small capacitance of these nanostructures ͑down to attofarad͒. Recent experimental studies showed that such a small capacitance can be detected using bridge measurements together with appropriate screening. 6 Here we demonstrate CV measurements of small arrays of vertical NWs, where the NW capacitance can be easily separated from the parasitic capacitance between the gate connection and the conducting substrate. Our vertical fabrication protocol is scalable and thus enables parallel processing, which is crucial for a systematic investigation of the device properties.
The device structure is presented in Fig. 1 . NW arrays ͓Fig. 1͑a͔͒ were obtained by self-assembled growth in a chemical beam epitaxy system. NW formation is guided by gold nanoparticles that are deposited on a doped InAs ͑111͒B substrate. 7 A number of arrays were defined in parallel with various nanoparticle sizes to study radius dependence. The NW capacitance was measured at room temperature in a Cascade probe station system equipped with an Agilent 4294A impedance analyzer. The complex impedance Z = ͉Z͉e i was measured using a small ac modulation ␦V = 20 mV on top of a dc bias V in the range ͓−3 V, +3 V͔.
A simplified scheme of the biasing configuration is shown in the inset to Fig. 1͑e͒ . The measured Z was found to be mostly capacitive ͑ Ϸ −90°͒ and was interpreted in terms of a series RC model with Z = R − i / C. Such a simple model is appropriate in our case and experimental Z͑ , V͒ data for V տ + 1 V yield a frequency-independent and well-defined C͑V͒. The frequency evolution of Z͑ , V͒ in the depletion regime for V Ͻ 0 is less trivial as expected due to the increasing NW resistance, to the activation of slow trap states at the interfaces, and to effects of inversion in the InAs semiconductor. In particular, the increasing importance of RC constants close to the pinch-off is a peculiarity of our cylindrical geometry and sets a qualitative difference with respect to conventional planar MOS capacitors. The plot in Fig. 1͑e͒ shows typical C͑V͒ sweeps obtained on devices from the group r NW = 26.5 nm at a frequency f = 20 MHz: we mark the sweep going from negative to positive as C ↑ ͑V͒ ͑red͒ and C ↓ ͑V͒ for the opposite sweep direction ͑green͒. The capacitance saturates at negative voltages to C 0 Ϸ 70− 80 fF, grows sharply across V Ϸ 0 V, and flattens again for V Ͼ 1 V in the accumulation regime. Differently from conventional MOS capacitors, here we expect the NW to become insulating in the depletion limit and C to approach zero instead of a finite depletion capacitance. Indeed, here the observed saturation C → C 0 corresponds to the NW depletion, as proved by comparison with four bare pads of the same geometry ͑black curve͒. The presence of C 0 is not linked to the NWs and it is rather due to both the parallel capacitance between the pad and the substrate as well as the one between the probe tips and the substrate. Hysteresis effects are analyzed in Fig. 2 . In the first panel, the shift between the capacitances measured in the two opposite sweep directions is barely visible on small ͑less than 1 V͒ sweep ranges while it increases for larger V swings. C ↓ ͑V͒ curves do not depend strongly on the dc sweep swing while C ↑ ͑V͒ curves tends to move toward higher C values ͑or lower V values, for a given C͒ when the sweep is extended from Ϯ0.5 up to Ϯ3.0 V. The shift between C ↑ and C ↓ does not depend strongly on the sweep speed ͑about 150 mV/ s in our case͒ and time-dependent measurements indicate that capacitances tend to relax from C ↑ ͑V͒ toward C ↓ ͑V͒ on a timescale Ϸ 30 min. We conclude that C ↓ ͑V͒ results from an equilibrium distribution of charges at the capacitor's interfaces while a long-lived out-ofequilibrium distribution is present along C ↑ ͑V͒. This effect can be evaluated quantitatively in a simple way if one assumes that trapped charges are located exactly at the NW surface: in that case the addition of a surface charge density ⌬ s will shift an ideal C͑V͒ curve as
where S NW =2r NW L NW and L NW are the surface and length of the gated NW, respectively, while C ox is the oxide capacity 2L NW / log ͑1+d ox / r NW ͒. The value of ⌬ s depends on the biasing history of the device; thus we obtain the different hysteresis cycles for different sweep swings. Figure 2͑b͒ shows the average surface charge,
where ⌬C is the capacitance swing of the cycle and we used an average L NW = 680 nm ͑from scanning electron imaging of the devices͒, =15 0 , 8, 9 and C ox = 1.78 fF. The plot reports the loop integrals for the various device groups we studied: for V swings below Ϸ0.5 V we obtain ͗⌬ s ͘ Ͻ 1.0 ϫ 10 11 cm −2 , which seems very promising for device applications of NW as wrap-gate transistors. 10 Note however, that the hysteresis in the surface charge becomes much larger if the bias sweep extends further into the depletion region.
To further analyze the data, we performed detailed calculations for the capacitance on the basis of a PoissonSchrödinger code similar to Refs. 11 and 12. Figure 3͑a͒ shows the unit length capacitance for three different doping densities N d of the wire, which are treated as a homogeneous positive background charge. The experimental data shown correspond to the assumption that 90 out of 121 wires are actually properly connected in the device: this scaling is required in order to match the geometry-set capacitance in accumulation and is not unreasonable given the present device parameters. The best fit is obtained using a doping of 2.0ϫ 10 18 cm −3 : the curve at 1.0ϫ 10 18 cm −3 rolls down too quickly with the voltage V. Differently at N d = 4.0 ϫ 10 18 cm −3 the valence bands cross the Fermi level at the interface before the conduction band is completely depleted ͑0.54 eV was used as the wurtzite InAs gap 13 ͒ and screening effects due to inversion are expected to show up, inconsistently with observations. It is interesting to note that all the fit curves in Fig. 3͑a͒ fall nearly 50% short of the classical C ox = 2.61 fF ͑for a 1.0 m length, r NW = 26.5 nm, and d ox =10 nm͒ even in the accumulation regime at V Ϸ + 3.0 V. This is an effect of quantum capacitance that is due to the narrow radius of the NW with respect to the screening length. Lower panels indicate the corresponding conduction band diagram E c ͑r͒ in the capacitor in the accumulation ͑b͒, flatband ͑c͒, and depletion ͑d͒ regimes: the corresponding positions along the C͑V͒ fit are indicated in the top panel. We obtained the best agreement assuming the gate bias V to be 0.39 V larger than the calculated electrostatic potential at the gate. This shift can be attributed to the difference between the work function of Cr ͑4.5 eV͒ and the electron affinity of InAs ͑4.9 eV for zincblende lattice͒ as well as negative fixed charges with areal density Ϸ8 ϫ 10 12 cm −2 trapped in oxide. As the electron affinity of the nanowire is uncertain due to the uncommon wurtzite structure exhibiting a larger band gap, 13 this estimate for the density of fixed charges is probably too large. It is crucial to note here that we assumed that only electrons in the conduction band are able to contribute to the C͑V͒ at our frequency. We interpret the discrepancy between fit and experiments for V Ͻ 0 V as due to the effect of screening of slow trap states in the InAs gap, 14 which indeed start becoming important at V Ϸ 0 V in our simulations. Consistently with this interpretation, we observed experimentally that such discrepancies become larger as the frequency is decreased and a clear C͑V͒ step develops, similarly to what has been reported in previous studies on planar structures. 
